IBM achieves sub-nanometer chips with nanostack transistors
IBM has unveiled a chip technology that, without physically reducing dimensions below 1 nanometer, achieves performance equivalent to a sub-nanometer process. The key is a 'nanostack' architecture that stacks transistors vertically, doubling density and improving energy efficiency.



